View ATA8403_1214447.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Features
* Integrated PLL Loop Filter * ESD Protection also at ANT1/ANT2
(4 kV HBM/200V MM; Except Pin 2: 4 kV HBM/100V MM)
* High Output Power (5.5 dBm) with Low Supply Current (8.5 mA) * Modulation Scheme ASK/FSK
- FSK Modulation is Achieved by Connecting an Additional Capacitor Between the XTAL Load Capacitor and the Open Drain Output of the Modulating Microcontroller Easy to Design-in Due to Excellent Isolation of the PLL from the PA and Power Supply Single Li-cell for Power Supply Supply Voltage 2.0V to 4.0V in the Temperature Range of -40C to +85C Package TSSOP8L Single-ended Antenna Output with High Efficient Power Amplifier CLK Output for Clocking the Microcontroller One-chip Solution with Minimum External Circuitry
* * * * * * *
UHF ASK/FSK Industrial Transmitter ATA8403
Applications
* * * * * * *
Industrial/Aftermarket Remote Keyless Entry Systems Alarm, Telemetering, and Energy Metering Systems Remote Control Systems for Consumer and Industrial Markets Access Control Systems Home Automation Home Entertainment Toys
1. Description
The ATA8403 is a PLL transmitter IC, which has been developed for the demands of RF low-cost transmission systems for industrial applications at data rates up to 50 kBaud ASK and 32 kBaud FSK modulation scheme. The transmitting frequency range is 868 MHz to 928 MHz. It can be used in both FSK and ASK systems. Figure 1-1.
1 Li cell
System Block Diagram
UHF ASK/FSK Remote control transmitter ATA8403 UHF ASK/FSK Remote control receiver ATA5760/ ATA5761
Demod Control
1 to 3
Microcontroller
Keys
Encoder ATARx9x
PLL Antenna XTO VCO Antenna PLL XTO
LNA
LNA
VCO
4983A-IND-02/07
2. Pin Configuration
Figure 2-1. Pinning TSSOP8L
CLK PA_ENABLE ANT2 ANT1 1 2 3 4 8 7 6 5 ENABLE GND VS XTAL
Table 2-1.
Pin
Pin Description
Symbol Function Configuration
VS
1
CLK
Clock output signal for microconroller The clock output frequency is set by the crystal to fXTAL/4
100
CLK
100
PA_ENABLE
50 k
UREF = 1.1V
2
PA_ENABLE
Switches on power amplifier, which is used for ASK modulation
20 A
ANT1
3 4
ANT2 ANT1
Emitter of antenna output stage Open collector antenna output
ANT2
2
ATA8403
4983A-IND-02/07
ATA8403
Table 2-1.
Pin
Pin Description (Continued)
Symbol Function Configuration
VS
VS
1.5 k
1.2 k
5
XTAL
Connection for crystal
XTAL
182 A
6 7
VS GND
Supply voltage Ground
See ESD protection circuitry (see Figure 4-5 on page 9) See ESD protection circuitry (see Figure 4-5 on page 9)
ENABLE
200 k
8
ENABLE
Enable input
Figure 2-2.
Block Diagram
ATA8403
Power up/down f 1 4 8
CLK
ENABLE
f 64
PA_ENABLE 2 PDF 7
GND
CP ANT2 3 LF 6 VS
ANT1
4
PA PLL
VCO
XTO
5
XTAL
3
4983A-IND-02/07
3. General Description
This fully integrated PLL transmitter allows particularly simple, low-cost RF miniature transmitters to be assembled. The VCO is locked to 64 x fXTAL, and therefore a 13.5672 MHz crystal is needed for a 868.3 MHz transmitter and a 14.2969 MHz crystal for a 915 MHz transmitter. All other PLL and VCO peripheral elements are integrated. The XTO is a series resonance oscillator so that only one capacitor together with a crystal connected in series to GND are needed as external elements. The crystal oscillator together with the PLL typically needs < 1 ms until the PLL is locked and the CLK output is stable. There is a wait time of 4 ms must be used until the CLK is used for the microcontroller and the PA is switched on. The power amplifier is an open-collector output delivering a current pulse, which is nearly independent from the load impedance. The delivered output power is therefore controllable via the connected load impedance. This output configuration enables a simple matching to any kind of antenna or to 50. A high power efficiency of = Pout/(IS,PA x VS) of 24% for the power amplifier at 868.3 MHz results when an optimized load impedance of ZLoad = (166 + j226) is used at 3V supply voltage.
4. Functional Description
If ENABLE = L and the PA_ENABLE = L, the circuit is in standby mode, consuming only a very small amount of current, so that a lithium cell used as power supply can work for several years. With ENABLE = H the XTO, PLL, and the CLK driver are switched on. If PA_ENABLE remains L, only the PLL and the XTO are running and the CLK signal is delivered to the microcontroller. The VCO locks to 64 times the XTO frequency. With ENABLE = H and PA_ENABLE = H the PLL, XTO, CLK driver, and the power amplifier are on. The power amplifier can be switched on and off with PA_ENABLE. This is used to perform the ASK modulation.
4.1
ASK Transmission
The ATA8403 is activated by ENABLE = H. PA_ENABLE must remain L for t 4 ms, then the CLK signal can be taken to clock the microcontroller, and the output power can be modulated by means of the PA_ENABLE pin. After transmission, PA_ENABLE is switched to L, and the microcontroller switches back to internal clocking. The ATA8403 is switched back to standby mode with ENABLE = L.
4.2
FSK Transmission
The ATA8403 is activated by ENABLE = H. PA_ENABLE must remain L for t 4 ms, then the CLK signal can be taken to clock the microcontroller and the power amplifier is switched on with PA_ENABLE = H. The chip is then ready for FSK modulation. The microcontroller starts to switch on and off the capacitor between the XTAL load capacitor and GND with an open-drain output port, thus changing the reference frequency of the PLL. If the switch is closed, the output frequency is lower than if the switch is open. After transmission PA_ENABLE is switched to L and the microcontroller switches back to internal clocking. The ATA8403 is switched back to standby mode with ENABLE = L. The accuracy of the frequency deviation with XTAL pulling method is about 25% when the following tolerances are considered.
4
ATA8403
4983A-IND-02/07
ATA8403
Figure 4-1. Tolerances of Frequency Modulation
VS CStray1 LM XTAL CM RS CStray2 C4
C0
C5 CSwitch
Using C4 = 9.2 pF 2%, C5 = 6.8 pF 5%, a switch port with CSwitch = 3 pF 10%, stray capacitances on each side of the crystal of CStray1 = CStray2 = 1 pF 10%, a parallel capacitance of the crystal of C0 = 3.2 pF 10% and a crystal with CM = 13 fF 10%, typically results in an FSK deviation of 21.5 kHz with worst case tolerances of 16.8 kHz to 28.0 kHz.
4.3
CLK Output
An output CLK signal is provided for a connected microcontroller. The delivered signal is CMOS compatible if the load capacitance is lower than 10 pF.
4.3.1
Clock Pulse Take-over The clock of the crystal oscillator can be used for clocking the microcontroller. A special feature of Atmel(R)'s ATARx9x is that it starts with an integrated RC-oscillator to switch on the ATA8403 with ENABLE = H, and after 4 ms assumes the clock signal of the transmission IC, so that the message can be sent with crystal accuracy. Output Matching and Power Setting The output power is set by the load impedance of the antenna. The maximum output power is achieved with a load impedance of ZLoad,opt = (166 + j226) at 868.3 MHz. There must be a low resistive path to VS to deliver the DC current. The delivered current pulse of the power amplifier is 7.7 mA. The maximum output power is delivered to a resistive load of 475 if the 0.53 pF output capacitance of the power amplifier is compensated by the load impedance. An optimum load impedance of: ZLoad = 475 || j/(2 x p x f x 0.53 pF) = (166 + j226) thus results in the maximum output power of 5.5 dBm. The load impedance is defined as the impedance seen from the ATA8403's ANT1, ANT2 into the matching network. Do not confuse this large signal load impedance with a small signal input impedance delivered as input characteristic of RF amplifiers and measured from the application into the IC instead of from the IC into the application for a power amplifier. Less output power is achieved by lowering the real parallel part of 475 where the parallel imaginary part should be kept constant. Output power measurement can be done with the circuit shown in Figure 4-2 on page 6. Note that the component values must be changed to compensate for the individual board parasitics until the ATA8403 has the right load impedance ZLoad,opt = (166 + j226) at 868.3 MHz. Also the damping of the cable used to measure the output power must be calibrated out.
4.3.2
5
4983A-IND-02/07
Figure 4-2.
Output Power Measurement
VS C1 1 nF L1 ANT1 ZLopt ANT2 10 nH C2 1.5 pF C3 Z = 50 Power meter
Rin 2.7 pF 50
4.4
Application Circuit
A value of 68 nF/X7R is recommended for the supply-voltage blocking capacitor C3 (see Figure 4-3 on page 7 and Figure 4-4 on page 8). C1 and C2 are used to match the loop antenna to the power amplifier where C1 typically is 3.9 pF/NP0 and C2 is 1 pF/NP0. For C2, two capacitors in series should be used to achieve a better tolerance value and to have the possibility of realizing the ZLoad,opt using standard valued capacitors. C1, together with the pins of ATA8403 and the PCB board wires, forms a series resonance loop that suppresses the 1st harmonic. Therefore, the position of C1 on the PCB is important. Normally the best suppression is achieved when C1 is placed as close as possible to the pins ANT1 and ANT2. The loop antenna should not exceed a width of 1.5 mm, otherwise the Q-factor of the loop antenna is too high. L1 ( 50 nH to 100 nH) can be printed on PCB. C4 should be selected so that the XTO runs on the load resonance frequency of the crystal. Normally, a 15 pF load-capacitance crystal results in a value of 12 pF.
6
ATA8403
4983A-IND-02/07
ATA8403
Figure 4-3. ASK Application Circuit
S1 BPXY
ATARx9x
1
VDD VS VSS 20
S2
BPXY
BPXY
OSC1 7
BPXY
ATA8403
Power up/down CLK 1 f 4 8 ENABLE
f 64 PA_ENABLE 2 PDF 7 GND
C3 CP ANT2 3 Loop Antenna C1 LF 6 VS VS
C2
ANT1 4 L1 PA PLL VCO XTO 5
XTAL
XTAL
C4
VS
7
4983A-IND-02/07
Figure 4-4.
FSK Application Circuit
S1 BPXY
ATARx9x
1
VDD VS VSS 20
S2
BPXY
BPXY 18 OSC1 7
BP42/T2O
BPXY
ATA8403
Power up/down CLK 1 f 4 8 ENABLE
f 64 PA_ENABLE 2 PDF 7 GND
C3 CP ANT2 3 Loop Antenna C1 LF 6 VS C5 ANT1 4 L1 PA PLL VCO XTO 5 C4 XTAL XTAL VS
C2
VS
8
ATA8403
4983A-IND-02/07
ATA8403
Figure 4-5. ESD Protection Circuit
VS
ANT1
CLK
PA_ENABLE
ANT2
XTAL
ENABLE
GND
5. Absolute Maximum Ratings
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Parameters Supply voltage Power dissipation Junction temperature Storage temperature Ambient temperature Input voltage Note: Symbol VS Ptot Tj Tstg Tamb VmaxPA_ENABLE -55 -55 -0.3 Minimum Maximum 5 100 150 +85 +85 (VS + 0.3)
(1)
Unit V mW C C C V
1. If VS + 0.3 is higher than 3.7V, the maximum voltage will be reduced to 3.7V.
6. Thermal Resistance
Parameters Junction ambient Symbol RthJA Value 170 Unit K/W
7. Electrical Characteristics
VS = 2.0V to 4.0V, Tamb = 25C unless otherwise specified. Typical values are given at VS = 3.0V and Tamb = 25C. All parameters are referred to GND (pin 7). Parameters Test Conditions Power down, VENABLE < 0.25V, -40C to 85C VPA_ENABLE < 0.25V, 25C (100% correlation tested) Power up, PA off, VS = 3V, VENABLE > 1.7V, VPA_ENABLE < 0.25V Power up, VS = 3.0, VENABLE > 1.7V, VPA_ENABLE > 1.7V VS = 3.0V, Tamb = 25C, f = 868.3 MHz, ZLoad = (166 + j226) Symbol Min. Typ. Max. 350 < 10 Unit nA nA
Supply current
IS_Off
IS IS_Transmit PRef 3.5
3.6 8.5 5.5
4.6 11 8
mA mA dBm
Supply current
Output power Note:
1. If VS is higher than 3.6V, the maximum voltage will be reduced to 3.6V.
9
4983A-IND-02/07
7. Electrical Characteristics (Continued)
VS = 2.0V to 4.0V, Tamb = 25C unless otherwise specified. Typical values are given at VS = 3.0V and Tamb = 25C. All parameters are referred to GND (pin 7). Parameters Output power variation for the full temperature range Test Conditions Tamb = 25C, VS = 3.0V VS = 2.0V Tamb = 25C, VS = 3.0V VS = 2.0V, POut = PRef + PRef Selectable by load impedance fCLK = f0/128 Load capacitance at pin CLK = 10 pF fO 1 x fCLK fO 4 x fCLK Other spurious are lower fXTO = f0/32 fXTAL = resonant frequency of the XTAL, CM 10 fF, load capacitance selected accordingly Tamb = 25C Referred to fPC = fXT0, 25 kHz distance to carrier 25 kHz distance to carrier At 1 MHz At 36 MHz fVCO 868 f0/256 CLoad 10 pF V0h V0l Rs Duty cycle of the modulation signal = 50% Duty cycle of the modulation signal = 50% Low level input voltage High level input voltage Input current high Low level input voltage High level input voltage Input current high VIl VIh IIn VIl VIh IIn 0 0 1.7 20 1.7 0.25 VS(1) 5 VS x 0.8 VS x 0.2 110 7 32 50 0.25 Symbol PRef PRef PRef PRef POut_typ -3 Min. Typ. Max. -1.5 -4.0 -2.0 -4.5 +5.5 Unit dB dB dB dB dBm
Output power variation for the full temperature range Achievable output-power range
Spurious emission
-52 -52
dBc dBc
Oscillator frequency XTO (= phase comparator frequency)
fXTO
fXTAL
ppm
PLL loop bandwidth Phase noise of phase comparator In-loop phase noise PLL Phase noise VCO Frequency range of VCO Clock output frequency (CMOS microcontroller compatible) Voltage swing at pin CLK Series resonance R of the crystal Capacitive load at pin XT0 FSK modulation frequency rate ASK modulation frequency rate ENABLE input
250 -116 -80 -89 -120 -110 -74 -86 -117 928
kHz dBc/Hz dBc/Hz dBc/Hz dBc/Hz MHz MHz V V pF kHz kHz V V A V V A
PA_ENABLE input Note:
1. If VS is higher than 3.6V, the maximum voltage will be reduced to 3.6V.
10
ATA8403
4983A-IND-02/07
ATA8403
8. Ordering Information
Extended Type Number ATA8403-6AQY Package TSSOP8L MOQ 5000 pcs Remarks Taped and reeled, Pb-free
9. Package Information
Package: TSSOP 8L Dimensions in mm
0.850.05
1-0.15
+0.05
30.1
30.1
0.31-0.07 0.65 nom. 3 x 0.65 = 1.95 nom. 8 5
3.80.3 4.90.1
technical drawings according to DIN specifications
Drawing-No.: 6.543-5083.01-4 Issue: 2; 15.03.04
1
4
5 0.15-0.02
+0.0
+0.06
0.10.05
11
4983A-IND-02/07
Atmel Corporation
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600
Atmel Operations
Memory
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759
Regional Headquarters
Europe
Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500
Microcontrollers
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60
Biometrics
Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-47-50 Fax: (33) 4-76-58-47-60
Asia
Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369
ASIC/ASSP/Smart Cards
Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743
Japan
9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
(c) 2007 Atmel Corporation. All rights reserved. Atmel (R), logo and combinations thereof, Everywhere You Are(R) and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
4983A-IND-02/07

▲Up To Search▲

Price & Availability of ATA8403

	To Download ATA8403 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .